Synthesizing quantum compilers


Aws Albarghouthi | University of Wisconsin-Madison



The protagonists



Amanda Xu



Abtin Molavi


factoring integers efficiently using Shor's algorithm

factoring integers efficiently using Shor's algorithm simulating quantum mechanics, e.g., for material discovery

factoring integers efficiently using Shor's algorithm

simulating quantum mechanics, e.g., for material discovery

"discover that quantum mechanics was wrong" — Michael Nielsen*




1







 $|0\rangle$





 $|1\rangle$





Classical X gate

 $0 \rightarrow 1$

 $1 \rightarrow 0$

* Amy, QPL 2018

Classical X gate

$$0 \rightarrow 1$$

$$|0\rangle \rightarrow |1\rangle$$

$$1 \rightarrow 0$$

$$|1\rangle \rightarrow |0\rangle$$

Classical X gate

$$0 \rightarrow 1$$

$$1 \rightarrow 0$$

Quantum X gate

$$|0\rangle \rightarrow |1\rangle$$

$$|1\rangle \rightarrow |0\rangle$$

Pathsum notation*

$$X: |x\rangle \to |\neg x\rangle$$

Pathsum notation

$$H: |x\rangle \to \sum_{y} \frac{1}{\sqrt{2}} e^{ixy} |y\rangle$$

Pathsum notation

$$H: |x\rangle \to \sum_{y} \frac{1}{\sqrt{2}} e^{ixy} |y\rangle$$

$$R_z(\theta): |x\rangle \to e^{i(2x-1)\theta}|x\rangle$$


Pathsum notation

$$H: |x\rangle \to \sum_{y} \frac{1}{\sqrt{2}} e^{ixy} |y\rangle$$


$$R_z(\theta): |x\rangle \to e^{i(2x-1)\theta}|x\rangle$$

$$CX: |xy\rangle \rightarrow |x(x \oplus y)\rangle$$


Quantum circuits/programs



Quantum circuits/programs



Quantum circuits/programs



```
Rz(π) q1;
H q2;
CX q1, q2;
```

qubits are unreliable, noisy

qubits are unreliable, noisy

NISQ what can we do with noisy qubits?

qubits are unreliable, noisy


NISQ what can we do with noisy qubits?

FTQC can we do error correction?

qubits are unreliable, noisy

NISQ what can we do with noisy qubits?

FTQC can we do error correction?



Google Quantum AI et al., Nature 2024

qubits are unreliable, noisy

NISQ what can we do with noisy qubits?

FTQC can we do error correction?

Quantum error correction below the surface codethreshold https://doi.org/10.1038/s41886-024-08449-y Geogle Quantum Al and Collaborators Received: 24 August 2024 Accepted: 25 November 2024 Quantum error correction**provides a path to reach practical quantum computing by combining multiple physical qubits into a logical qubit, in which the logical error rate is suppressed exponentially as more gubits are added. However, this exponential Openaccess suppression only occurs if the physical error rate is below a critical threshold. Here Check for updates

we present two below-threshold surface code memories on our newest generation of superconducting processors. Willow: a distance-7 code and a distance-5 code integrated with areal-time decoder. The logical error rate of our larger quantum memory is suppressed by a factor of $A = 2.14 \pm 0.02$ when increasing the code distance by 2, culminating in a 101-qubit distance-7 code with $0.143\% \pm 0.003$ per cent error per evole of error correction. This logical memory is also beyond breakeyen, exceeding the lifetime of its best physical qubit by a factor of 2.4 ± 0.3 . Our system maintains below threshold performance when decoding in real time, achieving an average decoder latency of 63 microseconds at distance 5 up to a million cycles, with a cycle time of 1.1 microseconds. We also run repetition codes up to distance 29 and find that logical performance is limited by rare correlated error events, occurring approximately once every hour or 3 × 105 cycles. Our results indicate device performance that, if scaled, could realize the operational requirements of large-scale fault-tolerant quantum algorithms.

chemistry*, quantum simulation*, cryptography* and optimization*, formidable challenge, fault-tolerant quantum computing also imposes However, quantum information is fragile and quantum operations are requirements beyond raw performance. These include features like error prone. State of the art many qubit platforms have only recently—stability for the hours-long timescales of quantum algorithms. demonstrated entangling gates with 92.9% fidelity 50, far short of the — and the active removal of correlated error sources like leakage.** <10° error rates needed for many applications (s.g. Quantum error Fault-tolerant quantum computing also imposes requirements on correction is postulated to realize high fidelity logical qubits by discussed corpocessors—namely, the syndrome information produced $tributing quantum information for many entangled physical qubits to \qquad \text{by the quantum device must be decoded as fast as it is generated 9. The $^{-1}$ is the property of the property$ protect against errors. If the physical operations are below a critical — fast operation times of superconducting qubits, ranging from tens to noise threshold, the logical error rate should be suppressed exponent. hundreds of nanose conds, provide an advantage in speed but also a tially as we increase the number of physical qubits per logical qubit. challenge for decoding errors both quickly and accurately.

for error-corrected surface code logical qubits ¹⁴⁰. Here if is the code — quantum memories are beyond breakeven, with distance-7 preserving distance indicating 2d - 1 physical qubits used per logical qubit: p — quantum information for more than twice as long as its best constituand e, are the physical and logical error rates, respectively; and ρ_{th} is ent physical qubit. To identify possible logical error floors, we also the threshold error rate of the code. Thus, when $p = \rho_{de}$, the error rate implement high-distance repetition codes on the 72-qubit processor. of the logical qubit is suppressed exponentially in the distance of the — with error rates that are dominated by correlated error events occurcode, with the error suppression factor $A = a_0 t_{eq} - p_{eq} t_0$ representing ring once anhour. These errors, the origins of which are not yet under two. Aithough many platforms have demonstrated different features of show that we can maintain below threshold operation on the 72-qubit quantum error correction (1-19), no quantum processor has definitively processor even when decoding in real time, meeting the strict timing shown below threshold performance

Whit of authors and their shill allians appears at the end of the paper.

Quantum computing promises computational speed-ups in quantum Although achieving below threshold physical error rates is itself a

In this work, we realize surface codes operating below the threshold on two Willow processors. Using a 72-qubit processor, we implement a distance 5 surface code operating with an integrated real-time decoder Subsequently, using a 105-qubit processor with similar performance. we realize a distance-7 surface code. These processors demonstrate $A \ge 2$ up to distance 5 and 7, respectively. Our distance-5 and distance-7 the reduction in logical error rate when increasing the code distance by stood, set a current error floor of 10°° in the repetition code. Finally, we requirements imposed by the fast 1.1 µs eyeled uration of the processor

Google Quantum AI et al., Nature 2024

Hardware-efficient quantum error correction via concatenated bosonic qubits

Accepted: 13 January 2021

Published online: 26 February 2025

Checkfor updates

to incorporate quantum error correction, in which a logical qubit is redundantly encoced in many noisy physical qubits1-5. The large physical-qubit overhead associated with error correction motivates the search for more hardware-efficient approaches 6-18. Here, using a superconducting quantum circuit 19, we realize a logical gubit memory formed from the concatenation of encoded bosonic cal gubits with an outer repetition code of distance d = 5 (ref. 10). A stabilizing circuit passively protects cat qubits against bit flips 20-24. The repetition code, using ancilla transmons for syndrome measurement, corrects cat qubit phase flips. We study the performance and scaling of the logical qubit memory, finding that the phase-flip correcting repetition code operates below the threshold. The logical bit-flip error is suppressed with increasing cat qubit mean photon number, enabled by our realization of a cattransmonnoise-biased CX gate. Themirimum measured logical error per cycle is on average 1.75(2)% for the distance 3 code sections, and 1.65(3)% for the distance-5 code Despite the increased number offault locations of the distance 5 code, the high degree of noise bias preserved during error correction anables comparable performance. These results, where the intrinsic error suppression of the bosonic encodings enables usto use ahardware-efficient outer error-correcting code, indicate that concatenated bosonic codes can be a compelling model for reaching fault-tolerant quantum

the state of the art remains about nine orders of magnitude away each bosonic mode to reduce the overall resource overheadfor OEC. from these requirements. A path towards closing the error-rategapis In this work, we demonstrate a scalable, hardware-efficient logical through quantum error correction (QEC)**, which can exponentially qubit memory built from a linear array of bosonic modes using a variant $suppresservos through the redundant and oding of information across \\ of the repetition car code proposal in ref. 10. In particular, we stabilize the redundant and the redundant across a result of the repetition car code proposal in ref. 10. In particular, we stabilize the redundant across a result of the repetition car code proposal in ref. 10. In particular, we stabilize the redundant across a result of the result$

trapped ions³² and neutral atoms³⁰. Some of these experiments are The use of a repetition code enables low leaving them susceptible to environmental noise that can cause both implementing error syndrome measurements with ancilla transi bit and phase fliperrors. Correcting for both types of error requires and study the logical qubit error correction performance QEC codes such as the surface code²⁵⁻¹⁷, which have a relatively high

Alternatively, we can use a agered approach to noise protection Quantum device realizing a distance-5 repetition code

For quantum computers to solve problems in materials design, quan-oscillaror Hilbert space is explcited to suppress errors. Experiments tum chemistry and cryptography, in which known speed-ups relative demonstrating this exposition at the single bosonic mode level have to classical computations are attainable, currently proposed algo-been performed using cat codes^{21-8,33-8}, binominal codes³⁶ and GKP rithms require trillions of qubit gate operations to be applied in an codes^{3:39}. At the same time, various proposals have been put forward to error-free manner. Despite impressive progress over the past few further scale bosonic QEC by concatenating it with an outer code across decades in reducing qubit error rates at the physical hardware level, multiple bosonic modes are also physical hardware level, multiple bosonic modes are also physical hardware level.

noise-biased cat qubits in individual bosonic modes. Bit fliperrors of Recently, QEC experiments have been performed in various hard- the cat qubits are natively suppressed at the physical level, and the ware platforms, including superconducting quantum circuits 31-44, remaining phase-flip errors are corrected by an outer repetition code approaching³, or have surpassed³, the threshold at which scaling of error rate threshold and linear scaling of code distance with physical the error-correcting codesizeleads to exponential improvements in qubit number (i.i.i.). In what follows, we describe a microfabricated the logical qubit error rate. In these experiments, the qubits are real superconducting quantum circuit that realizes a distance d = 5 repet ized using a simple encoding into two levels of a physical element, tion call code logical qubit memory, present a noise-biased CX gate for

by starting from an encoded publit that natively suppresses errors. A schematic of our regetition gode device and the corresponding An example is bosonic qubits, in which qubit states are encoded in superconducting circuit layout are shown in Fig. 1. The distanced = the infinite-dimensional Filbert space of a bosonic mode (a quantum repetition code consists of five bosonic modes that host the data qubits renicoscillator) using bosonic QEC 4.9.9, Inbosonic QEC, the large (blue), along with four ancilla qubbs (or ange). The bosonic modes

A list of authors and their affiliations appears at the end of the paper

AWS et al., Nature 2025

•

circuit optimizer

mapper and router

quantum processor

•

circuit optimizer

mapper and router

quantum processor

Ion Trap



•

circuit optimizer

mapper and router

quantum processor

Superconducting









Ion Trap



•

circuit optimizer

mapper and router

quantum processor

Superconducting









Ion Trap



Photonic



•

circuit optimizer

mapper and router

quantum processor

Superconducting









Ion Trap



Neutral Atom



Photonic



•

circuit optimizer

mapper and router

quantum processor

OneQ: A Compilation Framework for Photonic One-Way Quantum Computation

Hezi Zhang

Qubit Mapping for Reconfigurable Atom Arrays

Anbang Wu

Yuke Wang wang@cs.ucsb.edu rsity of California a Barbara, USA

> reza Shabani bani@cisco.com o Quantum Lab t Monica, USA

Bochen Tan

bochentan@ucla.edu University of California, Los Angeles Los Angeles, CA, USA

Mikhail D. Lukin

lukin@physics.harvard.edu Department of Physics, Harvard University

Jason Cong

Dolev Bluvstein

dbluvstein@g.harvard.edu

Department of Physics, Harvard University

Cambridge, MA, USA

cong@cs.ucla.edu University of California, Los Angeles

CA, USA

hail D. Lukin, and Jason Cong. 2022. tom Arrays. In *IEEE/ACM International* ign (*ICCAD '22*), October 30-November New York, NY, USA, 9 pages. https:

Q-Pilot: Field Programmable Qubit Array Compilation with Flying Ancillas


Hanrui Wang^{1*}, Daniel Bochen Tan^{2*}, Pengyu Liu³, Yilian Liu⁴, Jiaqi Gu⁵, Jason Cong², Song Han¹

MIT, ²University of California, Los Angeles, ³Carnegie Mellon University, ⁴Cornell University, ⁵Arizona State University, *Equal Contributions

ABSTRACT

Neutral atom arrays have become a promising platform for quantum computing, especially the *field programmable qubit array* (FPQA) endowed with the unique capability of atom movement. This feature

allows dynamic alterations in qubit conwhich can reduce the cost of executing I prove parallelism. However, this added fl challenges in circuit compilation. Inspire routing strategies for FPGAs, we propose



Circuit decompositions and scheduling for neutral atom devices with limited local addressability

Natalia Nottingham

Dept. of Computer Science

University of Chicago

Chicago, IL, USA

nottingham@uchicago.edu

Michael A. Perlin

Global Technology Applied Research

JPMorganChase

New York, NY, USA

michael.perlin@jpmchase.com

Dhirpal Shah

Dept. of Computer Science

University of Chicago

Chicago, IL, USA

dhirpalshah@uchicago.edu

Ryan White

Dept. of Physics

University of Chicago

Chicago, IL, USA

rpwhite@uchicago.edu

ering

GEYSER: A Compilation Framework for Quantum Computing with Neutral Atoms

Tirthak Patel Northeastern University Boston, USA Daniel Silver Northeastern University Boston, USA Devesh Tiwari Northeastern University Boston, USA

ABSTRACT

Compared to widely-used superconducting qubits, neutral-atom quantum computing technology promises potentially better scala-

the most promising technologies – each offering their own unique advantages over other competing technologies [3, 8, 21, 37]. We anticipate that multiple technologies will be in production to serve

circuit optimizer

mapper and router

quantum processor

We need to synthesize quantum compilers

huge diversity in qubits, architectures, fault-tolerance schemes

(quantum) compilers are hard to get right*

* Paltenghi & Pradel, OOPSLA 2022

Synthesizing quantum compilers


•


circuit optimizer

mapper and router


quantum processor


Synthesizing quantum compilers





* not everything will be verified





A learning rewrite rules


B optimizing, fast and slow


A learning rewrite rules


B optimizing, fast and slow


theme simple, classic algorithms go a long way



























Symbolic rewrite rules










Symbolic rewrite rules











Symbolic rewrite rules





Challenges in learning rewrite rules

Challenges in learning rewrite rules

how can we search the vast space of (symbolic) rewrite rules?

Challenges in learning rewrite rules

how can we search the vast space of (symbolic) rewrite rules?

how do we schedule rewrite rules?

```
rules = []
```

```
rules = []
circuits = enumerate(max_qubits, max_size)
```

```
rules = []
circuits = enumerate(max_qubits, max_size)
for (c1,c2) in circuits x circuits:
```

```
rules = []
circuits = enumerate(max_qubits, max_size)
for (c1,c2) in circuits x circuits:
```

even for small circuit sizes, we're talking about 10^{11} to 10^{18} rules

```
rules = []
circuits = enumerate(max_qubits, max_size)
for (c1,c2) in circuits x circuits:
  if verify_equivalence(c1,c2):
```

even for small circuit sizes, we're talking about $10^{11}\ \text{to}\ 10^{18}\ \text{rules}$

```
rules = []
circuits = enumerate(max_qubits, max_size)
for (c1,c2) in circuits x circuits:
  if verify_equivalence(c1,c2):
    rules.append(c1 → c2)
```

even for small circuit sizes, we're talking about 10^{11} to 10^{18} rules

symbolic circuits are polynomials over the complex field

symbolic circuits are polynomials over the complex field

polynomial identity testing is easy — Schwartz-Zippel lemma

symbolic circuits are polynomials over the complex field polynomial identity testing is easy — Schwartz-Zippel lemma a simple, new data structure called a polynomial identity filter (PIF)


circuits


 C_1


 C_2

circuits polynomials $C_1 \longrightarrow P_1$










lemma

if $C_1=C_2$ then algorithm returns True if $C_1\neq C_2$ then the algorithm returns True with probability $\frac{d}{|R|}$




- 1 randomly sample some values \mathbf{a}
- 2 return $P_1({\bf a}) = P_2({\bf a})$

lemma

if $C_1 = C_2$ then algorithm returns True

if $C_1 \neq C_2$ then the algorithm returns

True with probability $\frac{d}{|R|}$



Polynomial identity filter (PIF)

circuits

 C_1

 C_2

 C_{2}

•

 C_{i}

Polynomial identity filter (PIF)

circuits

 C_1


 C_2

 C_{2}


•


 C_{ν}

equivalence classes of circuits




Polynomial identity filter (PIF)







Polynomial identity filter (PIF)








Polynomial identity filter (PIF)



equivalence classes of circuits



theorem

probability of a wrong rewrite rule at most $\frac{n^2d}{|R|}$

```
H q;
Rz(θ) q;
```


$$\left(v_{0,0}\cdot\frac{1}{\sqrt{2}}\cdot e^{-i\theta}\right)$$

$$\begin{array}{c} \text{H} & \text{q;} \\ \text{Rz}(\theta) & \text{q;} \end{array}$$
 amplitude
$$\left(v_{0,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta}\right)$$

$$Rz(\theta)$$
 q; $Rz(\theta)$ q; C var amplitude $\left(v_{0,0}\cdot\frac{1}{\sqrt{2}}\cdot e^{-i\theta}\right)$

$$\begin{array}{c} \operatorname{Rz}(\theta) \ \ \mathsf{q}; \\ \\ \downarrow \\ v_{0,0} \\ \cdot \\ \hline \begin{array}{c} \operatorname{C \ var} \\ \hline \end{array} \ \ \underset{}{\operatorname{amplitude}} \\ \\ \left(v_{0,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta} \right) + \left(v_{0,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta} \right) + \left(v_{1,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta} \right) - \left(v_{1,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta} \right) \\ \end{array}$$

$$\begin{array}{c}
\mathbb{C} \text{ var} & \text{amplitude} \\
v_{0,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta} + \left(v_{0,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta}\right) + \left(v_{1,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta}\right) - \left(v_{1,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta}\right)
\end{array}$$



amplitude C var

$$\left(v_{0,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta}\right) + \left(v_{0,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta}\right) + \left(v_{1,0} \cdot \frac{1}{\sqrt{2}} \cdot e^{-i\theta}\right) - \left(v_{1,1} \cdot \frac{1}{\sqrt{2}} \cdot e^{i\theta}\right)$$

constrained polynomials

rewrite

$$e^{i\theta} \rightarrow z$$

$$e^{i2\theta} \rightarrow z^2$$

constrain variables to unit circle

```
H q;
Rz(θ) q;
symb q;
```

```
H q; symb semantics Rz(\theta) q; |x\rangle \rightarrow \phi |x\rangle
```


H q; symb semantics
$$Rz(\theta)$$
 q; $|x\rangle \rightarrow \phi |x\rangle$

$$\left(\upsilon_{0,0}\cdot\frac{1}{\sqrt{2}}\cdot e^{-i\theta}\right)+\left(\upsilon_{0,1}\cdot\frac{1}{\sqrt{2}}\cdot e^{i\theta}\right)+\left(\upsilon_{1,0}\cdot\frac{1}{\sqrt{2}}\cdot e^{-i\theta}\right)+\left(\upsilon_{1,1}\cdot\frac{e^{i\pi}}{\sqrt{2}}\cdot e^{i\theta}\right)$$

H q; symb semantic
$$Rz(\theta)$$
 q; $|x\rangle \rightarrow \phi |x\rangle$

symb semantics

$$|x\rangle \rightarrow \phi |x\rangle$$



H q;
Rz(θ) q;
symb q;

symb semantics

$$|x\rangle \rightarrow \phi |x\rangle$$

general symb semantics

$$|x\rangle \rightarrow \phi(x,y) |f(x,y)\rangle$$





The power of symbolic circuits


synthesize symbolic rules with long-range interaction empirically very important set of rules


The power of symbolic circuits

synthesize symbolic rules with long-range interaction empirically very important set of rules









simulated annealing

simulated annealing

pick one of the rules

simulated annealing

- pick one of the rules
- apply it to a subcircuit

simulated annealing

- pick one of the rules
- apply it to a subcircuit
- if the circuit is smaller, accept, otherwise reject with high probability

simulated annealing

- pick one of the rules
- apply it to a subcircuit
- if the circuit is smaller, accept, otherwise reject with high probability

dynamically generate new rule 1.5% of the time

simulated annealing


- pick one of the rules
- apply it to a subcircuit
- if the circuit is smaller, accept, otherwise reject with high probability

dynamically generate new rule 1.5% of the time

• use "resynthesis" tools—see our ASPLOS 2025 paper


Evaluation: Comparisons

synthesis time: 1.2 min vs 10.4 min (Quartz)




* Li et al., OOPSLA 2024


A closer look at reduction



A closer look at reduction



Evaluation: FTQC



Synthesizing quantum compilers


•

circuit optimizer

mapper and router

quantum processor

Synthesizing quantum compilers



circuit optimizer

mapper and router

quantum processor



Synthesizing Quantum-Circuit Optimizers

AMANDA XU, University of Wisconsin-Madison, USA ABTIN MOLAVI, University of Wisconsin-Madison, USA LAUREN PICK, University of Wisconsin-Madison, USA SWAMIT TANNU, University of Wisconsin-Madison, USA AWS ALBARGHOUTHI, University of Wisconsin-Madison, USA

Near-term quantum computers are expected to work in an environment where each operation is noisy, with no error correction. Therefore, quantum-circuit optimizers are applied to minimize the number of noisy operations. Today, physicists are constantly experimenting with novel devices and architectures. For every new physical substrate and for every modification of a quantum computer, we need to modify or rewrite major pieces of the optimizer to run successful experiments. In this paper, we present questo, an efficient approach for automatically synthesizing a quantum-circuit optimizer for a given quantum device. For instance, in 1.2 minutes. Curso can synthesize an optimizer with high-probability correctness guarantees for IBM computers that significantly outperforms leading compilers, such as IEM's Qiskit and TKET, on the majority (85%) of the circuits in a diverse benchmark suite.

A number of theoretical and algorithmic insights underlie QUESO: (1) An algebraic approach for representing rewrite rules and their semantics. This facilitates reasoning about complex symbolic rewrite rules that are beyond the scope of existing techniques. (2) A fast approach for probabilistically verifying equivalence of quantum circuits by reducing the problem to a special form of polynomial identity testing. (3) A novel probabilistic data structure, called a polynomial identity filter (PIF), for efficiently synthesizing rewrite rules. (4) A beam search based algorithm that efficiently applies the synthesized symbolic rewrite rules to optimize

CCS Concepts: • Software and its engineering → Compilers; • Hardware → Quantum computation.

Additional Key Words and Phrases: quantum computing, probabilistic verification

Amanda Xu, Abtin Molevi, Leuren Pick, Swemit Tannu, and Aws Alberghouthi. 2023. Synthesizing Quantum-Circuit Optimizers. Proc. ACM Program. Lang. 7, FLDI, Article 140 (June 2023), 25 pages. https://doi.org/10. 1145/3591254

1 INTRODUCTION

The dream of quantum computing has been around for decades, but it is only recently that we have begun to witness promising physical realizations of quantum computers. Quantum computers enable efficient simulation of quantum mechanical phenomena, potentially opening the door to advances in quantum physics, chemistry, material design, and beyond. Near-term quantum computers with several dozens of qubits are expected to operate in a noisy environment without error correction, in a model of computation called Noisy Intermediate Scale Quantum (NISQ) computing [Preskill 2018].

Authors' addresses: Amanda Xu, University of Wisconsin-Madison, Madison, WI, USA, axu44@wisc.edu; Abtin Molavi, University of Wisconsin-Madison, Madison, WI, USA, amolavi@wisc.edu; Lauren Pick, University of Wisconsin-Madison, Madison, WI, USA, Ipick2@wise.edu; Swarnit Tannu, University of Wisconsin-Madison, Madison, WI, USA, stannu@wise.edu; Aws Albarghouthi, University of Wisconsin-Madison, Madison, WI, USA, aws⊚es.wisc.edu.



This work is licensed under a Creative Commons Attribution 4.0 International License. © 2023 Copyright held by the owner/author(s). 2475-1421/2023/5-ART140

https://doi.org/10.1145/3591254

Optimizing Quantum Circuits, Fast and Slow

Amanda Xu University of Wisconsin-Madison Madison, WI, USA axu44@wisc.edu

Swamit Tannu University of Wisconsin-Madison Madison, WI, USA swamit@cs.wisc.edu

Abstract

Optimizing quantum circuits is critical: the number of quantum operations needs to be minimized for a successful evaluation of a circuit on a quantum processor. In this paper we unify two disparate ideas for optimizing quantum circuits, rewrite rules, which are fast standard optimizer passes, and unitary synthesis, which is slow, requiring a search through the space of circuits. We present a clean, unifying framework for thinking of rewriting and resynthesis as abstract circuit transformations. We then present a radically simple algorithm, 6000, for optimizing quantum circuits that exploits the synergies of rewriting and resynthesis. Our extensive evaluation demonstrates the ability of GUOQ to strongly outperform existing optimizers on a wide range of benchmarks.

1 Introduction

Quantum computing enables efficient simulation of quantum mechanical phenomena, promising to catalyze advances in quantum physics, chemistry, materials science, and beyond. Near-term quantum computers with more than a thousand qubits operating in a noisy environment without error correction have already been deployed, marking the current era of Noisy Intermediate Scale Quantum (NISQ) computing [48]. Recent groundbreaking experiments have implemented error-corrected logical qubits and demonstrated potential for reducing *logical error* [7, 12]. Although many challenges remain, fault-tolerant quantum computing (FTQC) is on the horizon.

In both MISQ and FTQC, reducing errors is a critical obstacle to overcome. Every quantum operation has a probability of failure causing a quantum execution to quickly devolve into random noise. The NISQ paradigm aims to mitigate these errors in the absence of error correction primarily by reducing the number of operations. However, error correction in FTQC is not a panacea and introduces its own unique bottlenecks [9, 58], which can render the error correction scheme useless if left untamed. Especially in the near term, FTQC architectures may face challenges in handling large circuit depths due to physical imperfections such as two-level system (TLS) drift, qubit leakage, high-energy particle strikes,

Abtin Molavi University of Wisconsin-Madison Madison, WI, USA arnolavi@wisc.edu

Aws Albarghouthi University of Wisconsin-Madison Madison, WI, USA aws@cs.wisc.edu




Figure 1. Summary of Guog compared to state-of-the-art on 2 qubit gate reduction for the IBMQ20 gate set. GUOQ and BQSKIt are allowed to approximate the circuit up to $\epsilon = 10^{-8}$. *Quarl requires an NVIDIA A100 (40GB) GPU to run.

and crosstalk [1, 7, 38]. Therefore, it is of utmost importance to reduce the number of operations for FTQC as well.

Current approaches tackling quantum circuit optimization primarily apply peephole optimization using a fixed set of rewrite rules. Some tools use a small set of handcrafted rules [20, 29, 40], while others automatically synthesize rules [66, 67]. The idea is to apply rewrite rules in a schedule, transforming subcircuits to semantically equivalent ones with fewer operations. Rewrite rules are fast to apply-match a pattern and rewrite it-but inherently only perform local optimizations.

An orthogonal line of work has been studying the problem of unitary synthesis. A unitary matrix precisely represents the semantics of a quantum program. Some quantum algorithms are simple to state in the form of a unitary but nontrivial to decompose into elementary operations that can be executed on hardware [15, 18]. Thus, a large body of work has focused on synthesizing quantum circuits that implement a given unitary matrix [4, 13, 26, 43, 50, 51, 59, 62, 68]. Recent works [44, 65] have applied these algorithms to optimize quantum circuits by partitioning large circuits into manageably-sized *subcircuits* consisting of a few qubits at most and then resynthesizing each subcircuit to produce a new subcircuit whose unitary is equivalent, or close enough,

Xu et al., PLDI 2023

Xu et al., ASPLOS 2025

- circuit optimizer
- mapper and router
- quantum processor

Qubit Mapping and Routing via MaxSAT

Abtin Molavi, Amanda Xu, Martin Diges, Lauren Pick, Swamit Tannu, Aws Albarghouthi University of Wisconsin-Madison, Madison, WI, USA {amolavi, axu44, mdiges, lpick2, stannu, albarghouthi} & wisc.edu


Abstract-Near-term quantum computers will operate in a noisy environment, without error correction. A critical problem for near-term quantum computing is laying out a logical circuit onto a physical device with limited connectivity between qubits. This is known as the qubit mapping and routing (QMR) problem, an intractable combinatorial problem. It is important to solve QMR as optimally as possible to reduce the amount of added noise, which may render a quantum computation useless. In this paper, we present a novel approach for optimally solving the QMR problem via a reduction to maximum satisfiability (MAXSAT). Additionally, we present two novel relaxation ideas that shrink the size of the MAXSAT constraints by exploiting the structure of a quantum circuit. Our thorough empirical evaluation demonstrates (1) the scalability of our approach compared to state-of-the-art optimal QMR techniques (solves more than 3x benchmarks with 40x speedup), (2) the significant cost reduction compared to state-of-the-art heuristic approaches (an average of ~5x swap reduction), and (3) the power of our proposed

Index Terms-quantum computing, qubit mapping

I. INTRODUCTION

mechanical phenomena, and therefore open up the door to advances in quantum physics, chemistry, material design, optimization, machine learning, and beyond. Unfortunately, nearterm quantum computers face significant reliability challenges as quantum hardware is highly error-prone: quantum bits (qubits) used for computation are sensitive to environmental noise. Furthermore, implementing quantum error correction [1] to detect and correct hardware errors requires thousands of physical qubits, and therefore is unlikely to become viable soon. In the meantime, near-term quantum computers with several dozens of qubits are expected to operate in a noisy

required routing.



Number of benchmarks (b) Size of largest circuit solved

Fig. 1: Comparison against constraint-based tools

mostly by reducing the problem to optimizing an objective function subject to constraints, e.g., integer linear programming or satisfiability modulo theories [5], [6], [7]. While such constraint-based approaches produce optimal results with Quantum computers enable efficient simulation of quantum minimum noise, they have not been scalable to larger circuits.

> In this paper, we propose a novel constraint-based approach that significantly advances the state of the art (see Fig. 1). We believe that scaling constraint-based approaches is an important problem for two reasons: (1) With heuristic QMR techniques, one can easily add an unacceptable amount of noise for NISQ computers, producing uninformative outputs. (2) Constraintbased techniques present an optimal baseline with which to evaluate the solution quality of heuristic algorithms, and can therefore help us understand and improve their operation.

QMR as MANSAT. Our primary insight is that we can reduce the environment without any error correction using a model of QMR problem to maximum satisfiability (MAXSAT) [8, Chapter computation called noisy intermediate-scale quantum (NISQ) 19]. MAXSAT is the optimization analogue of the Boolean satisfiability (SAT) problem. While SAT solving is the canonical A critical problem in NISQ computing is laying out a logical NP-complete problem, the past two decades have witnessed circuit onto a physical device with limited connectivity between impressive advances in SAT solving with industrial-grade tools qubits. This is known as the qubit mapping and routing (QMR) applied at scale (e.g., at Amazon [9], SAT solvers are invoked problem. Specifically, we can only apply two-qubit gates on millions of times daily). MAXSAT solvers are typically simple physically adjacent qubits, so we need to move (route) qubits to loops that repeatedly invoke a SAT solver to get better and better physically adjacent locations. Qubit routing is a noisy process solutions. Compared to other approaches that use satisfiability that can be detrimental to successful execution. Thus, our goal modulo theories (SMT) solvers [5], [6], [7], MAXSAT solvers is to lay out the circuit in such a way that minimizes the are lighter weight as they do not require complex theory-solver interaction. At a high level, we demonstrate that a MAXSAT Solving QMR optimally is known to be NP-hard [3]. Thus, approach can and should be used for solving QMR constraints.

a majority of the proposed techniques have been heuristic in As summarized in Fig. 1, compared to state-of-the-art nature, producing suboptimal results [4]. A small number of constraint-based tools [5], [10], our approach can solve techniques have been proposed for solving QMR optimally, significantly more QMR problems (\sim 3x) and scale to larger

Dependency-Aware Compilation for Surface Code Quantum Architectures

ABTIN MOLAVI, University of Wisconsin-Madison, USA AMANDA XU, University of Wisconsin-Madison, USA SWAMIT TANNU. University of Wisconsin-Madison, USA AWS ALBARGHOUTHI, University of Wisconsin-Madison, USA

Practical applications of quantum computing depend on fault-tolerant devices with error correction. Today, the most promising approach is a class of error-correcting codes called surface codes. We study the problem of compiling quantum circuits for quantum computers implementing surface codes. Optimal or near-optimal compilation is critical for both efficiency and correctness. The compilation problem requires (1) mapping circuit qubits to the device qubits and (2) routing execution paths between interacting qubits. We solve this problem efficiently and near-optimally with a novel algorithm that exploits the dependency structure of circuit operations to formulate discrete optimization problems that can be approximated via simulated annealing, a classic and simple algorithm. Our extensive evaluation shows that our approach is powerful and flexible for compiling realistic workloads.

1 Introduction

Quantum computation promises to surpass classical methods in important domains, potentially unlocking breakthroughs in materials science, chemistry, machine learning, and beyond. However, as individual physical qubits and operations are error-prone, these applications require an error-correction scheme for detecting and correcting faults. Quantum error-correction suppresses errors with redundancy: encoding the state of a single logical cubit using several physical qubits. Experimentalists have recently demonstrated error suppression for a single logical qubit [2, 49, 63] and small multi-qubit systems [1, 13, 21, 48].

To harness the full of the fault-tolerant quantum computers on the horizon, we need optimizing compilers that convert circuit-level descriptions of quantum programs to error-corrected elementary operations while preserving as much parallelism as possible. Quantum compute is a scarce resource, so inefficient compilation can be extremely costly. Further, the longer the computation, the higher the probability of logical errors, which affect the result.

Therefore, our goal is to answer the following question:

How can we compile a given circuit for a fault-tolerant device such that execution time is minimized? We target a well-studied type of error-correction scheme called a surface code [25, 35, 42]. A surface code quantum device embeds logical qubits into a two-dimensional grid of physical qubits. Twoqubit gates impose limitations on the execution of a quantum circuit by introducing contention constraints. Each two-qubit gate occupies a path on the grid and simultaneous paths cannot cross. Gates which can theoretically be executed in parallel may be forced into sequential execution if the path of one "blocks" the other, as shown in Fig. 1. A compiler must carefully map qubits to grid locations and route two-qubit gates such that such conflicts between gates are minimized and parallelism is maximized. We call this the surface code mapping and routing (SCMR) problem.

Existing work on the SCMR problem is limited along two axes: optimality and generality (see Table 1 for a summary): (1) optimality: some techniques do not optimize execution time [59], or optimize routing with respect to a fixed, trivial mapping [10]; (2) generality: other techniques

Authors' Contact Information: Abtin Molavi, University of Wisconsin Madison, Madison, WI, USA, amolavi@wisc.edu; Amanda Xu, University of Wisconsin-Madison, Madison, WI, USA, axu44@wisc.edu; Swamit Tannu, University of Wisconsin-Madison, Madison, WI, USA, stannu@wisc.edu; Aws Albarghouthi, University of Wisconsin-Madison, Madison, WI, USA,

Molavi et al., MICRO 2022

Molavi et al., OOPSLA 2025

pip install wisq
https://qqq-wisc.github.io/